Search published articles


Showing 1 results for Static Power Consumption
Low-Power Adder Design for Nano-Scale CMOS
S. R. Talebiyan, S. Hosseini-Khayat,
Volume 5, Issue 3 (9-2009)
Abstract
A fast low-power 1-bit full adder circuit suitable for nano-scale CMOS implementation is presented. Out of the three modules in a common full-adder circuit, we have replaced one with a new design, and optimized another one, all with the goal to reduce the static power consumption. The design has been simulated and evaluated using the 65 nm PTM models.
Page 1 from 1     
Creative Commons License
© 2022 by the authors. Licensee IUST, Tehran, Iran. This is an open access journal distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial 4.0 International (CC BY-NC 4.0) license.